Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.

software_version_and_target_device
betaFALSE build_version2552052
date_generatedSun Nov 27 17:42:54 2022 os_platformLIN64
product_versionVivado v2019.1 (64-bit) project_id71e0ee2df195463da8bbdfd83f8643ff
project_iteration12 random_idacc2a30660aa52348d477ab32eb0f223
registration_id210769988_1777510073_210730423_126 route_designTRUE
target_devicexc7z010 target_familyzynq
target_packageclg400 target_speed-1
tool_flowVivado

user_environment
cpu_nameIntel(R) Xeon(R) Silver 4108 CPU @ 1.80GHz cpu_speed1800.000 MHz
os_nameRedHatEnterpriseWorkstation os_releaseRed Hat Enterprise Linux Workstation release 7.9 (Maipo)
system_ram134.000 GB total_processors2

vivado_usage
gui_handlers
abstractfileview_reload=5 applyrsbmultiautomationdialog_checkbox_tree=6 basedialog_cancel=27 basedialog_no=1
basedialog_ok=30 basedialog_yes=12 basereporttab_rerun=1 boardchooser_board_table=2
cmdmsgdialog_ok=16 commandsinput_type_tcl_command_here=3 confirmsavetexteditsdialog_no=4 coretreetablepanel_core_tree_table=20
expreporttreepanel_exp_report_tree_table=13 filesetpanel_file_set_panel_tree=202 filesetpanel_messages=2 flownavigatortreepanel_flow_navigator_tree=46
gettingstartedview_create_new_project=1 gettingstartedview_open_project=5 hardwaretreepanel_hardware_tree_table=2 hcodeeditor_search_text_combo_box=3
ipstatussectionpanel_upgrade_selected=1 logpanel_log_navigator=17 mainmenumgr_checkpoint=3 mainmenumgr_export=3
mainmenumgr_file=6 mainmenumgr_ip=3 mainmenumgr_project=3 mainmenumgr_text_editor=3
msgtreepanel_message_view_tree=11 msgview_critical_warnings=10 msgview_error_messages=11 msgview_information_messages=4
msgview_warning_messages=8 pacommandnames_add_sources=7 pacommandnames_auto_connect_target=3 pacommandnames_auto_update_hier=11
pacommandnames_create_top_hdl=4 pacommandnames_disconnect_rsb_pin=4 pacommandnames_exit=3 pacommandnames_program_fpga=1
pacommandnames_refresh_rsb_block=2 pacommandnames_regenerate_layout=3 pacommandnames_set_as_top=1 pacommandnames_validate_rsb_design=15
paviews_code=42 paviews_device=3 paviews_par_report=3 paviews_project_summary=25
planaheadtab_refresh_changed_modules=33 programdebugtab_open_target=3 programfpgadialog_program=1 progressdialog_background=6
projectnamechooser_project_name=1 rdicommands_copy=1 rdicommands_delete=2 rdicommands_paste=1
rsbapplyautomationbar_run_block_automation=1 rsbapplyautomationbar_run_connection_automation=4 rsbblockproppanels_name=4 rungadget_show_error_and_critical_warning_messages=4
rungadget_show_warning_and_error_messages_in_messages=1 saveprojectutils_save=1 selectmenu_highlight=2 settingsprojectgeneralpage_choose_device_for_your_project=1
simpleoutputproductdialog_close_dialog_unsaved_changes_will=1 srcchooserpanel_add_hdl_and_netlist_files_to_your_project=9 srcmenu_ip_hierarchy=9 systembuildermenu_ip_documentation=3
systembuilderview_add_ip=6 systembuilderview_orientation=3 systembuilderview_pinning=3 systemtab_report_ip_status=1
taskbanner_close=25 tclobjecttreetable_treetable=11
java_command_handlers
addsources=7 autoconnecttarget=3 createblockdesign=1 createtophdl=4
customizersbblock=18 disconnectrsbpin=4 editdelete=7 fileexit=3
launchprogramfpga=1 newproject=1 openblockdesign=6 openhardwaremanager=3
openproject=5 refreshrsbblock=2 regeneratersblayout=3 reportipstatus=1
runbitgen=12 runimplementation=3 runsynthesis=17 saversbdesign=11
settopnode=1 showview=6 toolssettings=2 upgradeip=1
validatersbdesign=14 viewtaskimplementation=1
other_data
guimode=6
project_data
constraintsetcount=1 core_container=false currentimplrun=impl_1 currentsynthesisrun=synth_1
default_library=xil_defaultlib designmode=RTL export_simulation_activehdl=0 export_simulation_ies=0
export_simulation_modelsim=0 export_simulation_questa=0 export_simulation_riviera=0 export_simulation_vcs=0
export_simulation_xsim=0 implstrategy=Vivado Implementation Defaults launch_simulation_activehdl=0 launch_simulation_ies=0
launch_simulation_modelsim=0 launch_simulation_questa=0 launch_simulation_riviera=0 launch_simulation_vcs=0
launch_simulation_xsim=0 simulator_language=Mixed srcsetcount=7 synthesisstrategy=Vivado Synthesis Defaults
target_language=Verilog target_simulator=XSim totalimplruns=10 totalsynthesisruns=10

unisim_transformation
post_unisim_transformation
bibuf=130 bufg=3 carry4=28 fdce=45
fdpe=4 fdre=1482 fdse=149 gnd=81
lut1=148 lut2=76 lut3=275 lut4=178
lut5=231 lut6=329 mmcme2_adv=1 muxf7=18
obuf=1 ps7=1 ramb18e1=3 ramb36e1=22
srl16e=19 srlc32e=47 vcc=76
pre_unisim_transformation
bibuf=130 bufg=3 carry4=28 fdce=45
fdpe=4 fdre=1482 fdse=149 gnd=81
ibuf=1 lut1=148 lut2=76 lut3=275
lut4=178 lut5=231 lut6=329 mmcme2_adv=1
muxf7=18 obuf=1 ps7=1 ramb18e1=3
ramb36e1=22 srl16e=19 srlc32e=47 vcc=76

power_opt_design
command_line_options_spo
-cell_types=default::all -clocks=default::[not_specified] -exclude_cells=default::[not_specified] -include_cells=default::[not_specified]
usage
bram_ports_augmented=0 bram_ports_newly_gated=0 bram_ports_total=50 flow_state=default
slice_registers_augmented=0 slice_registers_newly_gated=0 slice_registers_total=1501 srls_augmented=0
srls_newly_gated=0 srls_total=66

ip_statistics
IP_Integrator/1
bdsource=USER core_container=NA da_axi4_cnt=2 da_board_cnt=3
da_ps7_cnt=1 iptotal=1 maxhierdepth=0 numblks=14
numhdlrefblks=1 numhierblks=4 numhlsblks=0 numnonxlnxblks=0
numpkgbdblks=0 numreposblks=10 numsysgenblks=0 synth_mode=OOC_per_IP
x_iplanguage=VERILOG x_iplibrary=BlockDiagram x_ipname=design_1 x_ipvendor=xilinx.com
x_ipversion=1.00.a
Top/1
core_container=NA iptotal=1 x_ipcorerevision=1 x_iplanguage=VERILOG
x_iplibrary=module_ref x_ipname=Top x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=1.0
axi_crossbar_v2_1_20_axi_crossbar/1
c_axi_addr_width=32 c_axi_aruser_width=1 c_axi_awuser_width=1 c_axi_buser_width=1
c_axi_data_width=32 c_axi_id_width=1 c_axi_protocol=2 c_axi_ruser_width=1
c_axi_supports_user_signals=0 c_axi_wuser_width=1 c_connectivity_mode=0 c_family=zynq
c_m_axi_addr_width=0x0000001000000010 c_m_axi_base_addr=0x00000000412100000000000041200000 c_m_axi_read_connectivity=0xFFFFFFFFFFFFFFFF c_m_axi_read_issuing=0x0000000100000001
c_m_axi_secure=0x00000000 c_m_axi_write_connectivity=0xFFFFFFFFFFFFFFFF c_m_axi_write_issuing=0x0000000100000001 c_num_addr_ranges=1
c_num_master_slots=2 c_num_slave_slots=1 c_r_register=1 c_s_axi_arb_priority=0x00000000
c_s_axi_base_id=0x00000000 c_s_axi_read_acceptance=0x00000001 c_s_axi_single_thread=0x00000001 c_s_axi_thread_id_width=0x00000000
c_s_axi_write_acceptance=0x00000001 core_container=NA iptotal=1 x_ipcorerevision=20
x_iplanguage=VERILOG x_iplibrary=ip x_ipname=axi_crossbar x_ipproduct=Vivado 2019.1
x_ipsimlanguage=MIXED x_ipvendor=xilinx.com x_ipversion=2.1
axi_gpio/1
c_all_inputs=1 c_all_inputs_2=0 c_all_outputs=0 c_all_outputs_2=1
c_dout_default=0x00000000 c_dout_default_2=0x00000000 c_family=zynq c_gpio2_width=32
c_gpio_width=32 c_interrupt_present=0 c_is_dual=1 c_s_axi_addr_width=9
c_s_axi_data_width=32 c_tri_default=0xFFFFFFFF c_tri_default_2=0xFFFFFFFF core_container=NA
iptotal=1 x_ipcorerevision=21 x_iplanguage=VERILOG x_iplibrary=ip
x_ipname=axi_gpio x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED x_ipvendor=xilinx.com
x_ipversion=2.0
axi_gpio/2
c_all_inputs=1 c_all_inputs_2=0 c_all_outputs=0 c_all_outputs_2=1
c_dout_default=0x00000000 c_dout_default_2=0x00000000 c_family=zynq c_gpio2_width=32
c_gpio_width=32 c_interrupt_present=0 c_is_dual=1 c_s_axi_addr_width=9
c_s_axi_data_width=32 c_tri_default=0xFFFFFFFF c_tri_default_2=0xFFFFFFFF core_container=NA
iptotal=1 x_ipcorerevision=21 x_iplanguage=VERILOG x_iplibrary=ip
x_ipname=axi_gpio x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED x_ipvendor=xilinx.com
x_ipversion=2.0
axi_protocol_converter_v2_1_19_axi_protocol_converter/1
c_axi_addr_width=32 c_axi_aruser_width=1 c_axi_awuser_width=1 c_axi_buser_width=1
c_axi_data_width=32 c_axi_id_width=12 c_axi_ruser_width=1 c_axi_supports_read=1
c_axi_supports_user_signals=0 c_axi_supports_write=1 c_axi_wuser_width=1 c_family=zynq
c_ignore_id=0 c_m_axi_protocol=2 c_s_axi_protocol=1 c_translation_mode=2
core_container=NA iptotal=1 x_ipcorerevision=19 x_iplanguage=VERILOG
x_iplibrary=ip x_ipname=axi_protocol_converter x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=2.1
blk_mem_gen_v8_4_3/1
c_addra_width=11 c_addrb_width=11 c_algorithm=1 c_axi_id_width=4
c_axi_slave_type=0 c_axi_type=1 c_byte_size=9 c_common_clk=0
c_count_18k_bram=3 c_count_36k_bram=0 c_ctrl_ecc_algo=NONE c_default_data=0
c_disable_warn_bhv_coll=0 c_disable_warn_bhv_range=0 c_elaboration_dir=./ c_en_deepsleep_pin=0
c_en_ecc_pipe=0 c_en_rdaddra_chg=0 c_en_rdaddrb_chg=0 c_en_safety_ckt=0
c_en_shutdown_pin=0 c_en_sleep_pin=0 c_enable_32bit_address=0 c_est_power_summary=Estimated Power for IP _ 3.20355 mW
c_family=zynq c_has_axi_id=0 c_has_ena=0 c_has_enb=0
c_has_injecterr=0 c_has_mem_output_regs_a=0 c_has_mem_output_regs_b=0 c_has_mux_output_regs_a=0
c_has_mux_output_regs_b=0 c_has_regcea=0 c_has_regceb=0 c_has_rsta=0
c_has_rstb=0 c_has_softecc_input_regs_a=0 c_has_softecc_output_regs_b=0 c_init_file=NONE
c_init_file_name=no_coe_file_loaded c_inita_val=0 c_initb_val=0 c_interface_type=0
c_load_init_file=0 c_mem_type=0 c_mux_pipeline_stages=0 c_prim_type=1
c_read_depth_a=1536 c_read_depth_b=1536 c_read_latency_a=1 c_read_latency_b=1
c_read_width_a=32 c_read_width_b=32 c_rst_priority_a=CE c_rst_priority_b=CE
c_rstram_a=0 c_rstram_b=0 c_sim_collision_check=ALL c_use_bram_block=0
c_use_byte_wea=0 c_use_byte_web=0 c_use_default_data=0 c_use_ecc=0
c_use_softecc=0 c_use_uram=0 c_wea_width=1 c_web_width=1
c_write_depth_a=1536 c_write_depth_b=1536 c_write_mode_a=WRITE_FIRST c_write_mode_b=WRITE_FIRST
c_write_width_a=32 c_write_width_b=32 c_xdevicefamily=zynq core_container=false
iptotal=1 x_ipcorerevision=3 x_iplanguage=VERILOG x_iplibrary=ip
x_ipname=blk_mem_gen x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED x_ipvendor=xilinx.com
x_ipversion=8.4
blk_mem_gen_v8_4_3/2
c_addra_width=15 c_addrb_width=15 c_algorithm=1 c_axi_id_width=4
c_axi_slave_type=0 c_axi_type=1 c_byte_size=9 c_common_clk=0
c_count_18k_bram=0 c_count_36k_bram=22 c_ctrl_ecc_algo=NONE c_default_data=0
c_disable_warn_bhv_coll=0 c_disable_warn_bhv_range=0 c_elaboration_dir=./ c_en_deepsleep_pin=0
c_en_ecc_pipe=0 c_en_rdaddra_chg=0 c_en_rdaddrb_chg=0 c_en_safety_ckt=0
c_en_shutdown_pin=0 c_en_sleep_pin=0 c_enable_32bit_address=0 c_est_power_summary=Estimated Power for IP _ 19.441504 mW
c_family=zynq c_has_axi_id=0 c_has_ena=0 c_has_enb=0
c_has_injecterr=0 c_has_mem_output_regs_a=0 c_has_mem_output_regs_b=0 c_has_mux_output_regs_a=0
c_has_mux_output_regs_b=0 c_has_regcea=0 c_has_regceb=0 c_has_rsta=0
c_has_rstb=0 c_has_softecc_input_regs_a=0 c_has_softecc_output_regs_b=0 c_init_file=NONE
c_init_file_name=no_coe_file_loaded c_inita_val=0 c_initb_val=0 c_interface_type=0
c_load_init_file=0 c_mem_type=0 c_mux_pipeline_stages=0 c_prim_type=1
c_read_depth_a=32768 c_read_depth_b=32768 c_read_latency_a=1 c_read_latency_b=1
c_read_width_a=24 c_read_width_b=24 c_rst_priority_a=CE c_rst_priority_b=CE
c_rstram_a=0 c_rstram_b=0 c_sim_collision_check=ALL c_use_bram_block=0
c_use_byte_wea=0 c_use_byte_web=0 c_use_default_data=0 c_use_ecc=0
c_use_softecc=0 c_use_uram=0 c_wea_width=1 c_web_width=1
c_write_depth_a=32768 c_write_depth_b=32768 c_write_mode_a=WRITE_FIRST c_write_mode_b=WRITE_FIRST
c_write_width_a=24 c_write_width_b=24 c_xdevicefamily=zynq core_container=false
iptotal=1 x_ipcorerevision=3 x_iplanguage=VERILOG x_iplibrary=ip
x_ipname=blk_mem_gen x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED x_ipvendor=xilinx.com
x_ipversion=8.4
clk_wiz_v6_0_3_0_0/1
clkin1_period=8.000 clkin2_period=10.000 clock_mgr_type=NA component_name=design_1_clk_wiz_0_0
core_container=NA enable_axi=0 feedback_source=FDBK_AUTO feedback_type=SINGLE
iptotal=1 manual_override=false num_out_clk=1 primitive=MMCM
use_dyn_phase_shift=false use_dyn_reconfig=false use_inclk_stopped=false use_inclk_switchover=false
use_locked=true use_max_i_jitter=false use_min_o_jitter=false use_phase_alignment=true
use_power_down=false use_reset=false
proc_sys_reset/1
c_aux_reset_high=0 c_aux_rst_width=4 c_ext_reset_high=0 c_ext_rst_width=4
c_family=zynq c_num_bus_rst=1 c_num_interconnect_aresetn=1 c_num_perp_aresetn=1
c_num_perp_rst=1 core_container=NA iptotal=1 x_ipcorerevision=13
x_iplanguage=VERILOG x_iplibrary=ip x_ipname=proc_sys_reset x_ipproduct=Vivado 2019.1
x_ipsimlanguage=MIXED x_ipvendor=xilinx.com x_ipversion=5.0
processing_system7_v5.5_user_configuration/1
core_container=NA iptotal=1 pcw_apu_clk_ratio_enable=6:2:1 pcw_apu_peripheral_freqmhz=650
pcw_armpll_ctrl_fbdiv=26 pcw_can0_grp_clk_enable=0 pcw_can0_peripheral_clksrc=External pcw_can0_peripheral_enable=0
pcw_can0_peripheral_freqmhz=-1 pcw_can1_grp_clk_enable=0 pcw_can1_peripheral_clksrc=External pcw_can1_peripheral_enable=0
pcw_can1_peripheral_freqmhz=-1 pcw_can_peripheral_clksrc=IO PLL pcw_can_peripheral_freqmhz=100 pcw_cpu_cpu_pll_freqmhz=1300.000
pcw_cpu_peripheral_clksrc=ARM PLL pcw_crystal_peripheral_freqmhz=50 pcw_dci_peripheral_clksrc=DDR PLL pcw_dci_peripheral_freqmhz=10.159
pcw_ddr_ddr_pll_freqmhz=1050.000 pcw_ddr_hpr_to_critical_priority_level=15 pcw_ddr_hprlpr_queue_partition=HPR(0)/LPR(32) pcw_ddr_lpr_to_critical_priority_level=2
pcw_ddr_peripheral_clksrc=DDR PLL pcw_ddr_port0_hpr_enable=0 pcw_ddr_port1_hpr_enable=0 pcw_ddr_port2_hpr_enable=0
pcw_ddr_port3_hpr_enable=0 pcw_ddr_write_to_critical_priority_level=2 pcw_ddrpll_ctrl_fbdiv=21 pcw_enet0_enet0_io=MIO 16 .. 27
pcw_enet0_grp_mdio_enable=1 pcw_enet0_peripheral_clksrc=IO PLL pcw_enet0_peripheral_enable=1 pcw_enet0_peripheral_freqmhz=1000 Mbps
pcw_enet0_reset_enable=1 pcw_enet0_reset_io=MIO 9 pcw_enet1_grp_mdio_enable=0 pcw_enet1_peripheral_clksrc=IO PLL
pcw_enet1_peripheral_enable=0 pcw_enet1_peripheral_freqmhz=1000 Mbps pcw_enet1_reset_enable=0 pcw_enet_reset_polarity=Active Low
pcw_fclk0_peripheral_clksrc=IO PLL pcw_fclk1_peripheral_clksrc=IO PLL pcw_fclk2_peripheral_clksrc=IO PLL pcw_fclk3_peripheral_clksrc=IO PLL
pcw_fpga0_peripheral_freqmhz=50 pcw_fpga1_peripheral_freqmhz=50 pcw_fpga2_peripheral_freqmhz=50 pcw_fpga3_peripheral_freqmhz=50
pcw_fpga_fclk0_enable=1 pcw_fpga_fclk1_enable=0 pcw_fpga_fclk2_enable=0 pcw_fpga_fclk3_enable=0
pcw_gpio_emio_gpio_enable=0 pcw_gpio_mio_gpio_enable=1 pcw_gpio_mio_gpio_io=MIO pcw_gpio_peripheral_enable=0
pcw_i2c0_grp_int_enable=0 pcw_i2c0_peripheral_enable=0 pcw_i2c0_reset_enable=0 pcw_i2c1_grp_int_enable=0
pcw_i2c1_peripheral_enable=0 pcw_i2c1_reset_enable=0 pcw_i2c_reset_polarity=Active Low pcw_io_io_pll_freqmhz=1000.000
pcw_iopll_ctrl_fbdiv=20 pcw_irq_f2p_mode=DIRECT pcw_m_axi_gp0_freqmhz=50 pcw_m_axi_gp1_freqmhz=10
pcw_nand_cycles_t_ar=1 pcw_nand_cycles_t_clr=1 pcw_nand_cycles_t_rc=11 pcw_nand_cycles_t_rea=1
pcw_nand_cycles_t_rr=1 pcw_nand_cycles_t_wc=11 pcw_nand_cycles_t_wp=1 pcw_nand_grp_d8_enable=0
pcw_nand_peripheral_enable=0 pcw_nor_cs0_t_ceoe=1 pcw_nor_cs0_t_pc=1 pcw_nor_cs0_t_rc=11
pcw_nor_cs0_t_tr=1 pcw_nor_cs0_t_wc=11 pcw_nor_cs0_t_wp=1 pcw_nor_cs0_we_time=0
pcw_nor_cs1_t_ceoe=1 pcw_nor_cs1_t_pc=1 pcw_nor_cs1_t_rc=11 pcw_nor_cs1_t_tr=1
pcw_nor_cs1_t_wc=11 pcw_nor_cs1_t_wp=1 pcw_nor_cs1_we_time=0 pcw_nor_grp_a25_enable=0
pcw_nor_grp_cs0_enable=0 pcw_nor_grp_cs1_enable=0 pcw_nor_grp_sram_cs0_enable=0 pcw_nor_grp_sram_cs1_enable=0
pcw_nor_grp_sram_int_enable=0 pcw_nor_peripheral_enable=0 pcw_nor_sram_cs0_t_ceoe=1 pcw_nor_sram_cs0_t_pc=1
pcw_nor_sram_cs0_t_rc=11 pcw_nor_sram_cs0_t_tr=1 pcw_nor_sram_cs0_t_wc=11 pcw_nor_sram_cs0_t_wp=1
pcw_nor_sram_cs0_we_time=0 pcw_nor_sram_cs1_t_ceoe=1 pcw_nor_sram_cs1_t_pc=1 pcw_nor_sram_cs1_t_rc=11
pcw_nor_sram_cs1_t_tr=1 pcw_nor_sram_cs1_t_wc=11 pcw_nor_sram_cs1_t_wp=1 pcw_nor_sram_cs1_we_time=0
pcw_override_basic_clock=0 pcw_pcap_peripheral_clksrc=IO PLL pcw_pcap_peripheral_freqmhz=200 pcw_pjtag_peripheral_enable=0
pcw_preset_bank0_voltage=LVCMOS 3.3V pcw_preset_bank1_voltage=LVCMOS 1.8V pcw_qspi_grp_fbclk_enable=0 pcw_qspi_grp_io1_enable=0
pcw_qspi_grp_single_ss_enable=0 pcw_qspi_grp_ss1_enable=0 pcw_qspi_internal_highaddress=0xFCFFFFFF pcw_qspi_peripheral_clksrc=IO PLL
pcw_qspi_peripheral_enable=0 pcw_qspi_peripheral_freqmhz=200 pcw_s_axi_acp_freqmhz=10 pcw_s_axi_gp0_freqmhz=10
pcw_s_axi_gp1_freqmhz=10 pcw_s_axi_hp0_data_width=64 pcw_s_axi_hp0_freqmhz=10 pcw_s_axi_hp1_data_width=64
pcw_s_axi_hp1_freqmhz=10 pcw_s_axi_hp2_data_width=64 pcw_s_axi_hp2_freqmhz=10 pcw_s_axi_hp3_data_width=64
pcw_s_axi_hp3_freqmhz=10 pcw_sd0_grp_cd_enable=1 pcw_sd0_grp_cd_io=MIO 47 pcw_sd0_grp_pow_enable=0
pcw_sd0_grp_wp_enable=0 pcw_sd0_peripheral_enable=1 pcw_sd0_sd0_io=MIO 40 .. 45 pcw_sd1_grp_cd_enable=0
pcw_sd1_grp_pow_enable=0 pcw_sd1_grp_wp_enable=0 pcw_sd1_peripheral_enable=0 pcw_sdio_peripheral_clksrc=IO PLL
pcw_sdio_peripheral_freqmhz=100 pcw_smc_peripheral_clksrc=IO PLL pcw_smc_peripheral_freqmhz=100 pcw_spi0_grp_ss0_enable=0
pcw_spi0_grp_ss1_enable=0 pcw_spi0_grp_ss2_enable=0 pcw_spi0_peripheral_enable=0 pcw_spi1_grp_ss0_enable=0
pcw_spi1_grp_ss1_enable=0 pcw_spi1_grp_ss2_enable=0 pcw_spi1_peripheral_enable=0 pcw_spi_peripheral_clksrc=IO PLL
pcw_spi_peripheral_freqmhz=166.666666 pcw_tpiu_peripheral_clksrc=External pcw_tpiu_peripheral_freqmhz=200 pcw_trace_grp_16bit_enable=0
pcw_trace_grp_2bit_enable=0 pcw_trace_grp_32bit_enable=0 pcw_trace_grp_4bit_enable=0 pcw_trace_grp_8bit_enable=0
pcw_trace_peripheral_enable=0 pcw_ttc0_clk0_peripheral_clksrc=CPU_1X pcw_ttc0_clk0_peripheral_freqmhz=133.333333 pcw_ttc0_clk1_peripheral_clksrc=CPU_1X
pcw_ttc0_clk1_peripheral_freqmhz=133.333333 pcw_ttc0_clk2_peripheral_clksrc=CPU_1X pcw_ttc0_clk2_peripheral_freqmhz=133.333333 pcw_ttc0_peripheral_enable=0
pcw_ttc1_clk0_peripheral_clksrc=CPU_1X pcw_ttc1_clk0_peripheral_freqmhz=133.333333 pcw_ttc1_clk1_peripheral_clksrc=CPU_1X pcw_ttc1_clk1_peripheral_freqmhz=133.333333
pcw_ttc1_clk2_peripheral_clksrc=CPU_1X pcw_ttc1_clk2_peripheral_freqmhz=133.333333 pcw_ttc1_peripheral_enable=0 pcw_ttc_peripheral_freqmhz=50
pcw_uart0_baud_rate=115200 pcw_uart0_grp_full_enable=0 pcw_uart0_peripheral_enable=1 pcw_uart0_uart0_io=MIO 14 .. 15
pcw_uart1_baud_rate=115200 pcw_uart1_grp_full_enable=0 pcw_uart1_peripheral_enable=0 pcw_uart_peripheral_clksrc=IO PLL
pcw_uart_peripheral_freqmhz=100 pcw_uiparam_ddr_adv_enable=0 pcw_uiparam_ddr_al=0 pcw_uiparam_ddr_bank_addr_count=3
pcw_uiparam_ddr_bl=8 pcw_uiparam_ddr_board_delay0=0.223 pcw_uiparam_ddr_board_delay1=0.212 pcw_uiparam_ddr_board_delay2=0.085
pcw_uiparam_ddr_board_delay3=0.092 pcw_uiparam_ddr_bus_width=16 Bit pcw_uiparam_ddr_cl=7 pcw_uiparam_ddr_clock_0_length_mm=15.8
pcw_uiparam_ddr_clock_0_package_length=80.4535 pcw_uiparam_ddr_clock_0_propogation_delay=160 pcw_uiparam_ddr_clock_1_length_mm=15.8 pcw_uiparam_ddr_clock_1_package_length=80.4535
pcw_uiparam_ddr_clock_1_propogation_delay=160 pcw_uiparam_ddr_clock_2_length_mm=0 pcw_uiparam_ddr_clock_2_package_length=80.4535 pcw_uiparam_ddr_clock_2_propogation_delay=160
pcw_uiparam_ddr_clock_3_length_mm=0 pcw_uiparam_ddr_clock_3_package_length=80.4535 pcw_uiparam_ddr_clock_3_propogation_delay=160 pcw_uiparam_ddr_clock_stop_en=0
pcw_uiparam_ddr_col_addr_count=10 pcw_uiparam_ddr_cwl=6 pcw_uiparam_ddr_device_capacity=4096 MBits pcw_uiparam_ddr_dq_0_length_mm=16.5
pcw_uiparam_ddr_dq_0_package_length=98.503 pcw_uiparam_ddr_dq_0_propogation_delay=160 pcw_uiparam_ddr_dq_1_length_mm=18 pcw_uiparam_ddr_dq_1_package_length=68.5855
pcw_uiparam_ddr_dq_1_propogation_delay=160 pcw_uiparam_ddr_dq_2_length_mm=0 pcw_uiparam_ddr_dq_2_package_length=90.295 pcw_uiparam_ddr_dq_2_propogation_delay=160
pcw_uiparam_ddr_dq_3_length_mm=0 pcw_uiparam_ddr_dq_3_package_length=103.977 pcw_uiparam_ddr_dq_3_propogation_delay=160 pcw_uiparam_ddr_dqs_0_length_mm=15.6
pcw_uiparam_ddr_dqs_0_package_length=105.056 pcw_uiparam_ddr_dqs_0_propogation_delay=160 pcw_uiparam_ddr_dqs_1_length_mm=18.8 pcw_uiparam_ddr_dqs_1_package_length=66.904
pcw_uiparam_ddr_dqs_1_propogation_delay=160 pcw_uiparam_ddr_dqs_2_length_mm=0 pcw_uiparam_ddr_dqs_2_package_length=89.1715 pcw_uiparam_ddr_dqs_2_propogation_delay=160
pcw_uiparam_ddr_dqs_3_length_mm=0 pcw_uiparam_ddr_dqs_3_package_length=113.63 pcw_uiparam_ddr_dqs_3_propogation_delay=160 pcw_uiparam_ddr_dqs_to_clk_delay_0=0.040
pcw_uiparam_ddr_dqs_to_clk_delay_1=0.058 pcw_uiparam_ddr_dqs_to_clk_delay_2=-0.009 pcw_uiparam_ddr_dqs_to_clk_delay_3=-0.033 pcw_uiparam_ddr_dram_width=16 Bits
pcw_uiparam_ddr_ecc=Disabled pcw_uiparam_ddr_enable=1 pcw_uiparam_ddr_freq_mhz=525 pcw_uiparam_ddr_high_temp=Normal (0-85)
pcw_uiparam_ddr_memory_type=DDR 3 pcw_uiparam_ddr_partno=MT41K256M16 RE-125 pcw_uiparam_ddr_row_addr_count=15 pcw_uiparam_ddr_speed_bin=DDR3_1066F
pcw_uiparam_ddr_t_faw=40.0 pcw_uiparam_ddr_t_ras_min=35.0 pcw_uiparam_ddr_t_rc=48.75 pcw_uiparam_ddr_t_rcd=7
pcw_uiparam_ddr_t_rp=7 pcw_uiparam_ddr_train_data_eye=1 pcw_uiparam_ddr_train_read_gate=1 pcw_uiparam_ddr_train_write_level=1
pcw_uiparam_ddr_use_internal_vref=0 pcw_usb0_peripheral_enable=1 pcw_usb0_peripheral_freqmhz=60 pcw_usb0_reset_enable=1
pcw_usb0_reset_io=MIO 46 pcw_usb0_usb0_io=MIO 28 .. 39 pcw_usb1_peripheral_enable=0 pcw_usb1_peripheral_freqmhz=60
pcw_usb1_reset_enable=0 pcw_usb_reset_polarity=Active Low pcw_use_cross_trigger=0 pcw_use_m_axi_gp0=1
pcw_use_m_axi_gp1=0 pcw_use_s_axi_acp=0 pcw_use_s_axi_gp0=0 pcw_use_s_axi_gp1=0
pcw_use_s_axi_hp0=0 pcw_use_s_axi_hp1=0 pcw_use_s_axi_hp2=0 pcw_use_s_axi_hp3=0
pcw_wdt_peripheral_clksrc=CPU_1X pcw_wdt_peripheral_enable=0 pcw_wdt_peripheral_freqmhz=133.333333
processing_system7_v5_5_processing_system7/1
c_dm_width=4 c_dq_width=32 c_dqs_width=4 c_emio_gpio_width=64
c_en_emio_enet0=0 c_en_emio_enet1=0 c_en_emio_pjtag=0 c_en_emio_trace=0
c_fclk_clk0_buf=TRUE c_fclk_clk1_buf=FALSE c_fclk_clk2_buf=FALSE c_fclk_clk3_buf=FALSE
c_gp0_en_modifiable_txn=1 c_gp1_en_modifiable_txn=1 c_include_acp_trans_check=0 c_include_trace_buffer=0
c_irq_f2p_mode=DIRECT c_m_axi_gp0_enable_static_remap=0 c_m_axi_gp0_id_width=12 c_m_axi_gp0_thread_id_width=12
c_m_axi_gp1_enable_static_remap=0 c_m_axi_gp1_id_width=12 c_m_axi_gp1_thread_id_width=12 c_mio_primitive=54
c_num_f2p_intr_inputs=1 c_package_name=clg400 c_ps7_si_rev=PRODUCTION c_s_axi_acp_aruser_val=31
c_s_axi_acp_awuser_val=31 c_s_axi_acp_id_width=3 c_s_axi_gp0_id_width=6 c_s_axi_gp1_id_width=6
c_s_axi_hp0_data_width=64 c_s_axi_hp0_id_width=6 c_s_axi_hp1_data_width=64 c_s_axi_hp1_id_width=6
c_s_axi_hp2_data_width=64 c_s_axi_hp2_id_width=6 c_s_axi_hp3_data_width=64 c_s_axi_hp3_id_width=6
c_trace_buffer_clock_delay=12 c_trace_buffer_fifo_size=128 c_trace_internal_width=2 c_trace_pipeline_width=8
c_use_axi_nonsecure=0 c_use_default_acp_user_val=0 c_use_m_axi_gp0=1 c_use_m_axi_gp1=0
c_use_s_axi_acp=0 c_use_s_axi_gp0=0 c_use_s_axi_gp1=0 c_use_s_axi_hp0=0
c_use_s_axi_hp1=0 c_use_s_axi_hp2=0 c_use_s_axi_hp3=0 core_container=NA
iptotal=1 use_trace_data_edge_detector=0 x_ipcorerevision=6 x_iplanguage=VERILOG
x_iplibrary=ip x_ipname=processing_system7 x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=5.5

report_drc
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -internal=default::[not_specified] -internal_only=default::[not_specified] -messages=default::[not_specified]
-name=default::[not_specified] -no_waivers=default::[not_specified] -return_string=default::[not_specified] -ruledecks=default::[not_specified]
-upgrade_cw=default::[not_specified] -waived=default::[not_specified]
results
check-3=2 reqp-1571=29 reqp-1839=20 reqp-1840=20

report_methodology
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
-slack_lesser_than=default::[not_specified] -waived=default::[not_specified]
results
lutar-1=1 timing-2=1 timing-4=1

report_power
command_line_options
-advisory=default::[not_specified] -append=default::[not_specified] -file=[specified] -format=default::text
-hier=default::power -hierarchical_depth=default::4 -l=default::[not_specified] -name=default::[not_specified]
-no_propagation=default::[not_specified] -return_string=default::[not_specified] -rpx=[specified] -verbose=default::[not_specified]
-vid=default::[not_specified] -xpe=default::[not_specified]
usage
airflow=250 (LFM) ambient_temp=25.0 (C) bi-dir_toggle=12.500000 bidir_output_enable=1.000000
board_layers=8to11 (8 to 11 Layers) board_selection=medium (10"x10") bram=0.008182 clocks=0.004076
confidence_level_clock_activity=High confidence_level_design_state=High confidence_level_device_models=High confidence_level_internal_activity=Medium
confidence_level_io_activity=High confidence_level_overall=Medium customer=TBD customer_class=TBD
devstatic=0.121667 die=xc7z010clg400-1 dsp_output_toggle=12.500000 dynamic=1.339917
effective_thetaja=11.5 enable_probability=0.990000 family=zynq ff_toggle=12.500000
flow_state=routed heatsink=none i/o=0.000026 input_toggle=12.500000
junction_temp=41.9 (C) logic=0.000778 mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000
mgtavcc_total_current=0.000000 mgtavcc_voltage=1.000000 mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000
mgtavtt_total_current=0.000000 mgtavtt_voltage=1.200000 mgtvccaux_dynamic_current=0.000000 mgtvccaux_static_current=0.000000
mgtvccaux_total_current=0.000000 mgtvccaux_voltage=1.800000 mmcm=0.074368 netlist_net_matched=NA
off-chip_power=0.000000 on-chip_power=1.461584 output_enable=1.000000 output_load=5.000000
output_toggle=12.500000 package=clg400 pct_clock_constrained=2.830000 pct_inputs_defined=0
platform=lin64 process=typical ps7=1.251211 ram_enable=50.000000
ram_write=50.000000 read_saif=False set/reset_probability=0.000000 signal_rate=False
signals=0.001277 simulation_file=None speedgrade=-1 static_prob=False
temp_grade=commercial thetajb=9.3 (C/W) thetasa=0.0 (C/W) toggle_rate=False
user_board_temp=25.0 (C) user_effective_thetaja=11.5 user_junc_temp=41.9 (C) user_thetajb=9.3 (C/W)
user_thetasa=0.0 (C/W) vccadc_dynamic_current=0.000000 vccadc_static_current=0.020000 vccadc_total_current=0.020000
vccadc_voltage=1.800000 vccaux_dynamic_current=0.041113 vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000
vccaux_io_total_current=0.000000 vccaux_io_voltage=1.800000 vccaux_static_current=0.007684 vccaux_total_current=0.048797
vccaux_voltage=1.800000 vccbram_dynamic_current=0.000720 vccbram_static_current=0.001753 vccbram_total_current=0.002473
vccbram_voltage=1.000000 vccint_dynamic_current=0.013958 vccint_static_current=0.007140 vccint_total_current=0.021099
vccint_voltage=1.000000 vcco12_dynamic_current=0.000000 vcco12_static_current=0.000000 vcco12_total_current=0.000000
vcco12_voltage=1.200000 vcco135_dynamic_current=0.000000 vcco135_static_current=0.000000 vcco135_total_current=0.000000
vcco135_voltage=1.350000 vcco15_dynamic_current=0.000000 vcco15_static_current=0.000000 vcco15_total_current=0.000000
vcco15_voltage=1.500000 vcco18_dynamic_current=0.000000 vcco18_static_current=0.000000 vcco18_total_current=0.000000
vcco18_voltage=1.800000 vcco25_dynamic_current=0.000000 vcco25_static_current=0.000000 vcco25_total_current=0.000000
vcco25_voltage=2.500000 vcco33_dynamic_current=0.000007 vcco33_static_current=0.001000 vcco33_total_current=0.001007
vcco33_voltage=3.300000 vcco_ddr_dynamic_current=0.351705 vcco_ddr_static_current=0.002000 vcco_ddr_total_current=0.353705
vcco_ddr_voltage=1.500000 vcco_mio0_dynamic_current=0.000250 vcco_mio0_static_current=0.001000 vcco_mio0_total_current=0.001250
vcco_mio0_voltage=3.300000 vcco_mio1_dynamic_current=0.002187 vcco_mio1_static_current=0.001000 vcco_mio1_total_current=0.003187
vcco_mio1_voltage=1.800000 vccpaux_dynamic_current=0.025949 vccpaux_static_current=0.010330 vccpaux_total_current=0.036279
vccpaux_voltage=1.800000 vccpint_dynamic_current=0.647434 vccpint_static_current=0.027548 vccpint_total_current=0.674982
vccpint_voltage=1.000000 vccpll_dynamic_current=0.013749 vccpll_static_current=0.003000 vccpll_total_current=0.016749
vccpll_voltage=1.800000 version=2019.1

report_utilization
clocking
bufgctrl_available=32 bufgctrl_fixed=0 bufgctrl_used=3 bufgctrl_util_percentage=9.38
bufhce_available=48 bufhce_fixed=0 bufhce_used=0 bufhce_util_percentage=0.00
bufio_available=8 bufio_fixed=0 bufio_used=0 bufio_util_percentage=0.00
bufmrce_available=4 bufmrce_fixed=0 bufmrce_used=0 bufmrce_util_percentage=0.00
bufr_available=8 bufr_fixed=0 bufr_used=0 bufr_util_percentage=0.00
mmcme2_adv_available=2 mmcme2_adv_fixed=0 mmcme2_adv_used=1 mmcme2_adv_util_percentage=50.00
plle2_adv_available=2 plle2_adv_fixed=0 plle2_adv_used=0 plle2_adv_util_percentage=0.00
dsp
dsps_available=80 dsps_fixed=0 dsps_used=0 dsps_util_percentage=0.00
io_standard
blvds_25=0 diff_hstl_i=0 diff_hstl_i_18=0 diff_hstl_ii=0
diff_hstl_ii_18=0 diff_hsul_12=0 diff_mobile_ddr=0 diff_sstl135=0
diff_sstl135_r=0 diff_sstl15=1 diff_sstl15_r=0 diff_sstl18_i=0
diff_sstl18_ii=0 hstl_i=0 hstl_i_18=0 hstl_ii=0
hstl_ii_18=0 hsul_12=0 lvcmos12=0 lvcmos15=0
lvcmos18=1 lvcmos25=0 lvcmos33=1 lvds_25=0
lvttl=0 mini_lvds_25=0 mobile_ddr=0 pci33_3=0
ppds_25=0 rsds_25=0 sstl135=0 sstl135_r=0
sstl15=1 sstl15_r=0 sstl18_i=0 sstl18_ii=0
tmds_33=0
memory
block_ram_tile_available=60 block_ram_tile_fixed=0 block_ram_tile_used=23.5 block_ram_tile_util_percentage=39.17
ramb18_available=120 ramb18_fixed=0 ramb18_used=3 ramb18_util_percentage=2.50
ramb18e1_only_used=3 ramb36_fifo_available=60 ramb36_fifo_fixed=0 ramb36_fifo_used=22
ramb36_fifo_util_percentage=36.67 ramb36e1_only_used=22
primitives
bibuf_functional_category=IO bibuf_used=130 bufg_functional_category=Clock bufg_used=3
carry4_functional_category=CarryLogic carry4_used=28 fdce_functional_category=Flop & Latch fdce_used=45
fdpe_functional_category=Flop & Latch fdpe_used=4 fdre_functional_category=Flop & Latch fdre_used=1368
fdse_functional_category=Flop & Latch fdse_used=84 lut1_functional_category=LUT lut1_used=15
lut2_functional_category=LUT lut2_used=75 lut3_functional_category=LUT lut3_used=256
lut4_functional_category=LUT lut4_used=160 lut5_functional_category=LUT lut5_used=227
lut6_functional_category=LUT lut6_used=309 mmcme2_adv_functional_category=Clock mmcme2_adv_used=1
muxf7_functional_category=MuxFx muxf7_used=18 obuf_functional_category=IO obuf_used=1
ps7_functional_category=Specialized Resource ps7_used=1 ramb18e1_functional_category=Block Memory ramb18e1_used=3
ramb36e1_functional_category=Block Memory ramb36e1_used=22 srl16e_functional_category=Distributed Memory srl16e_used=19
srlc32e_functional_category=Distributed Memory srlc32e_used=47
slice_logic
f7_muxes_available=8800 f7_muxes_fixed=0 f7_muxes_used=18 f7_muxes_util_percentage=0.20
f8_muxes_available=4400 f8_muxes_fixed=0 f8_muxes_used=0 f8_muxes_util_percentage=0.00
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=0 lut_as_logic_available=17600 lut_as_logic_fixed=0
lut_as_logic_used=871 lut_as_logic_util_percentage=4.95 lut_as_memory_available=6000 lut_as_memory_fixed=0
lut_as_memory_used=62 lut_as_memory_util_percentage=1.03 lut_as_shift_register_fixed=0 lut_as_shift_register_used=62
register_as_flip_flop_available=35200 register_as_flip_flop_fixed=0 register_as_flip_flop_used=1501 register_as_flip_flop_util_percentage=4.26
register_as_latch_available=35200 register_as_latch_fixed=0 register_as_latch_used=0 register_as_latch_util_percentage=0.00
slice_luts_available=17600 slice_luts_fixed=0 slice_luts_used=933 slice_luts_util_percentage=5.30
slice_registers_available=35200 slice_registers_fixed=0 slice_registers_used=1501 slice_registers_util_percentage=4.26
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=0 lut_as_logic_available=17600 lut_as_logic_fixed=0
lut_as_logic_used=871 lut_as_logic_util_percentage=4.95 lut_as_memory_available=6000 lut_as_memory_fixed=0
lut_as_memory_used=62 lut_as_memory_util_percentage=1.03 lut_as_shift_register_fixed=0 lut_as_shift_register_used=62
lut_in_front_of_the_register_is_unused_fixed=62 lut_in_front_of_the_register_is_unused_used=727 lut_in_front_of_the_register_is_used_fixed=727 lut_in_front_of_the_register_is_used_used=125
register_driven_from_outside_the_slice_fixed=125 register_driven_from_outside_the_slice_used=852 register_driven_from_within_the_slice_fixed=852 register_driven_from_within_the_slice_used=649
slice_available=4400 slice_fixed=0 slice_registers_available=35200 slice_registers_fixed=0
slice_registers_used=1501 slice_registers_util_percentage=4.26 slice_used=455 slice_util_percentage=10.34
slicel_fixed=0 slicel_used=296 slicem_fixed=0 slicem_used=159
unique_control_sets_available=4400 unique_control_sets_fixed=4400 unique_control_sets_used=50 unique_control_sets_util_percentage=1.14
using_o5_and_o6_fixed=1.14 using_o5_and_o6_used=4 using_o5_output_only_fixed=4 using_o5_output_only_used=0
using_o6_output_only_fixed=0 using_o6_output_only_used=58
specific_feature
bscane2_available=4 bscane2_fixed=0 bscane2_used=0 bscane2_util_percentage=0.00
capturee2_available=1 capturee2_fixed=0 capturee2_used=0 capturee2_util_percentage=0.00
dna_port_available=1 dna_port_fixed=0 dna_port_used=0 dna_port_util_percentage=0.00
efuse_usr_available=1 efuse_usr_fixed=0 efuse_usr_used=0 efuse_usr_util_percentage=0.00
frame_ecce2_available=1 frame_ecce2_fixed=0 frame_ecce2_used=0 frame_ecce2_util_percentage=0.00
icape2_available=2 icape2_fixed=0 icape2_used=0 icape2_util_percentage=0.00
startupe2_available=1 startupe2_fixed=0 startupe2_used=0 startupe2_util_percentage=0.00
xadc_available=1 xadc_fixed=0 xadc_used=0 xadc_util_percentage=0.00

synthesis
command_line_options
-assert=default::[not_specified] -bufg=default::12 -cascade_dsp=default::auto -constrset=default::[not_specified]
-control_set_opt_threshold=default::auto -directive=default::default -fanout_limit=default::10000 -flatten_hierarchy=default::rebuilt
-fsm_extraction=default::auto -gated_clock_conversion=default::off -generic=default::[not_specified] -include_dirs=default::[not_specified]
-keep_equivalent_registers=default::[not_specified] -max_bram=default::-1 -max_bram_cascade_height=default::-1 -max_dsp=default::-1
-max_uram=default::-1 -max_uram_cascade_height=default::-1 -mode=default::default -name=default::[not_specified]
-no_lc=default::[not_specified] -no_srlextract=default::[not_specified] -no_timing_driven=default::[not_specified] -part=xc7z010clg400-1
-resource_sharing=default::auto -retiming=default::[not_specified] -rtl=default::[not_specified] -rtl_skip_constraints=default::[not_specified]
-rtl_skip_ip=default::[not_specified] -seu_protect=default::none -sfcu=default::[not_specified] -shreg_min_size=default::3
-top=design_1_wrapper -verilog_define=default::[not_specified]
usage
elapsed=00:00:23s hls_ip=0 memory_gain=427.137MB memory_peak=1983.164MB